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 Abstract—Passive current sharing in multiphase converters,
where resistive losses are not dominant, is a quite complex goal. In
this paper, an averaged model of an active clamp buck converter
was obtained. It has been checked that this topology presents
high output impedance. This property is used like a lossless pas-
sive equalization. The principle of operation, theoretical analysis,
simulation, and experimental results are presented, taken from a
three-stage laboratory prototype.
Index Terms—Current sharing, dc–dc, dc/dc converters, inter-
leaving, multiphase, paralleled converters, zero-voltage switching
(ZVS).
I. INTRODUCTION
TWO OR MORE power stages in a single dc–dc convertercan be connected in parallel to increase the output power
level. When paralleling dc–dc power converters, each paralleled
converter has its own voltage control loop so each can operate
either stand-alone or in parallel. Alternatively, for a dc–dc
converter containing paralleled power stages, normally, only
a single voltage loop is implemented for converter voltage
regulation. This paper deals with paralleled power stages. Both
parallel dc–dc converters and parallel power stages require
current sharing among paralleled power channels. Only then
can the design be optimized, ensuring equal temperature rise
and minimizing the power rating of the individual components.
Paralleled power stages enable the use of standardized designs
for different loads; using interleaving techniques can reduce
the input and output current and voltage ripples but they are
not truly modular because they must share the voltage loop
controller.
The simplest concept of paralleling power stages is shown in
Fig. 1, where several stages are controlled by a single control
loop sharing the same duty cycle. In order to achieve load
sharing among the modules, the power stages must be identi-
cal in components, board layouts and, particularly, duty ratio
[1]–[6]. Since perfect matching is not achievable in practice,
this method seems to be unfeasible. Nevertheless, there is a pas-
sive balancing mechanism which makes this approach useable,
the converter output impedance. High-current power stages
Fig. 1. Concept of parallel power stages.
Fig. 2. Paralleled power stage.
usually work in continuous inductor current mode (CCM)
with very low output impedance, so the power stage with the
highest output voltage will deliver the highest current. During
recent years, interleaved buck converters with synchronous
rectification have been developed following this simple method
[7], [8]. Although these power stages work in CCM, thanks
to digital control that ensures very similar duty cycles, the
filter inductor resistance and the MOSFET on-resistance are
enough to share the currents. In addition, due to the MOSFET
resistance positive temperature coefficient, the temperature will
have an equalizing effect, increasing the output impedance of
the stage with the highest current. However, in topologies with
higher output voltages, where free wheeling diodes are used,
the temperature effect could completely be different [9].
It is interesting to calculate the necessary output impedance
to obtain the desired current share for “k” paralleled buck
converters as shown in Fig. 2. In the multiphase dc current
sharing model shown in Fig. 3, it is assumed that the variation
of effective resistance for each phase estimated from (1) can be
ignored regarding the added Zo
Rsum = d · Ron + (1 − d)Rdiode + RL + Rlayout. (1)
Fig. 3. Multiphase buck converter dc model.
An output voltage mismatch results in the worst case current
mismatch, through a particular phase (let it be phase i). This
is when phase “i” has the maximum voltage and all other
phases have the minimum voltage. The maximum voltage is
obtained with the highest duty cycle (d + ∆d) and the lowest
diode voltage drop (VD − ∆VD). Considering second-order
terms negligible (∆d · ∆VD), current through phase i can be
calculated as
Ii =
Vin(d + ∆d) − (VD − ∆VD)(1 − d) − Vo
Zo + Rsum
. (2)
Current trough remaining phases is
Io − Ii =
Vind − VD(1 − d) − Vo
Zo + Rsum
(k − 1). (3)
The mismatch current through phase i can be calculated from










Vin · ∆d + ∆VD(1 − d)
Zo + Rsum
. (4)
According to (4), equalizing resistors can be used to improve
the power stage current sharing, although this impedance means
high power losses.
Active clamp topologies have been analyzed in different
papers from the point of view of zero-voltage switching (ZVS),
stability, dynamic behavior, etc. [10]–[16]. In this paper, a new
application of the active clamp is proposed: to use the high
output impedance of these topologies working as a lossless
equalizing resistor.
In [17], it was proved that the active clamp buck converter has
high output impedance, but that model did not include clamp
capacitor and soft-switching effects in the converter input. In
Section II, a complete model is presented, following the method
shown in [18]. A multiphase active clamp buck converter design
is proposed in Section III, and Section IV provides experimen-
tal results for verification. Finally, conclusions are shown in
Section V.
Fig. 4. Active clamp buck converter.
Fig. 5. Converter waveforms.
II. AVERAGED SWITCH MODELING
A. Principle of Operation
The active clamp buck converter shown in Fig. 4 has ade-
quately been reported in [19]. Anyway, a simplified analysis
will be performed to show the principal voltage and current
waveforms (Fig. 5) and the equivalent circuit for the different
intervals (Fig. 6). In the steady-state analysis presented here,
the filter inductor and the clamp capacitor are assumed to be
very large. Therefore, the output current inductor and clamp
capacitor voltage are considered constants. The switches S1 and
S2 are alternately turned on with small dead times to allow soft
switching. According to Figs. 5 and 6, the circuit behavior can
be divided into six stages
Stage 1 (t0 − t1): Before t0, S1 is on, and S2 is off. At
t0, S1 is turned off, and Cr is line-
ally charged to Vin.
Stage 2 (t1 − t2): When Cr reaches Vin, the free-
wheeling diode D1 is forward bi-
ased. The current through Lr and Cr
evolves in a resonant way and the
voltage in Cr rises to Vin + VC1 .
Stage 3 (t2 − t3): As VCr = VC1 + Vin, the voltage a
cross S2 is zero, thus S2 turns on
with no losses. The current through
Lr ramps down. S2 is turned off
at t3.
Stage 4 (t3 − t4): The voltage a cross Cr falls to zero,
due to resonance with Lr.
Fig. 6. Stages in a switching period. (a) Stage 1. (b) Stage 2. (c) Stage 3.
(d) Stage 4. (e) Stage 5. (f) Stage 6.
Stage 5 (t4 − t5): S1 is turned on with zero voltage
and without losses because the volt-
age at Cr is null. The current
through Lr changes the polarity and
ramps up until it reaches Io.
Stage 6 (t5 − t0 + Ts): The diode D1 is reversed biased. At
the end of this stage, S1 is turned
off, being the end of a switching
period.
B. Averaged Model
According to [18], the resonant transitions, t0 − t2 and
t3 − t4, are ignored. Therefore, the averaging process must be
carried out only for three intervals: t3−5 where S1 and D1 are
on; d · Ts − t3−5 where S1 is on but D1 is off; and (1 − d) · Ts
where S1 is off. Where, Ts is the switching period.
The value of the t3−5 interval is not controlled by the
pulsewidth modulation and is load dependent. Based on ILr, the
waveform shown in Fig. 5, (5) and (6) can be derived. Hence,
t3−5 can be expressed as
Vin
Lr
· t3−5 = I0 − I1 (5)
VC1
Lr
· (1 − d) · Ts = I0 − I1 (6)
t3−5 =
VC1 · (1 − d)
Vin
Ts. (7)
It must be noted that in the steady state I0 = −I1. The clamp
capacitor dynamic effect is neglected when I1 is not included
in the analysis.
Fig. 7. Active clamp buck converter averaged model.
Equations (8)–(10) have been obtained by averaging the
















= iLo(1 − d) −
vC1
2Lrfs
(1 − d)2. (10)
To complete the averaged circuit, it is necessary to include
the averaged input current that is defined by (11) and (12),
where fs is the switching frequency








(1 − d)2 . (12)
The averaged equivalent circuit that can be derived from
(8)–(12) is shown in Fig. 7. However, to obtain a more accurate
model, an output filter inductor equivalent resistance and output
filter capacitor equivalent resistance can be added.
C. Small Signal Model
The averaged model obtained in the previous section is
clearly nonlinear. After linearization of (8)–(10), defining the
steady-state equilibrium as (D, Vin, Vo, VC1 , ILo), the system
state-space representation, where u is the vector of inputs, y is
the system output, and x is the state variables vector, is
ẋ =Ax + Bu (13)
y =Fx + Gu (14)
where x = [iLo vC1 vo]
T, u = [vin d]T, y = vo, F = [0 0 1],




























Fig. 8. Small-signal model. Constants k1, k2, k3, and k4 can be found in
Table I.
Fig. 9. Equivalent circuit to obtain output impedance Zo.
TABLE I
CONVERTER SMALL SIGNAL MODEL PARAMETERS
The small-signal equivalent circuit derived from the above
equations is represented in Fig. 8. It must be noted that in
Section I, the output impedance was presented as a method
for current sharing in multistage converters. Now, the output
impedance can be calculated from the circuit in Fig. 9. This
circuit is obtained from the small-signal model where d̂ =
v̂in = 0.
The dc output impedance represented by (15) is the de-
fined equivalent resistor Req seen from the ideal transformer
secondary side. Therefore, the dc output voltage can be ex-
pressed as
Zo(dc) = 2Lrfs = Req(1 − D)2 (15)
Vo(dc) =VinD − 2LrfsIo. (16)
TABLE II
CONVERTER OPERATING VALUES IN SIMULATION
Fig. 10. Converter output voltage and average model voltage.
As the three converters have the output connected in parallel,
the output capacitor Co does not affect the current sharing.
Therefore, the impedance that carries out the current distrib-
ution is Z ′o, Fig. 9. Whenever the frequency f2 is higher than
f1, as it happens most of the times, the smallest impedance
that will process the current sharing will be Zo(dc). In that
way, assuming that f1 < f2, Zo(dc) is responsible for current
distribution in the worst case. Also, if, due to tolerances, there
are differences in Cr, C1, or Lr, it will not affect the current
sharing.
D. Averaged Model Validation
A simulation has been performed to estimate how accurately
the model matches the converter. The converter parameters can
be found in Table II.
The converter dynamic response to a duty cycle step is rep-
resented in Figs. 10 and 11, where it can be noted that currents
and voltages in the average model are in good agreement with
currents and voltages in the simulated switch converter.
However, the model is not always correct. The result has
been obtained by assuming that the period of time while S1 is
on is exactly controlled by its gate control signal. To ensure
the existence of ZVS a dead time must be introduced [15],
[16], [19]. S1, the internal diode is on immediately after S2 is
turned off. Therefore, the effective on period starts when S2 is
turned off and finishes when S1 is turned off. This “effective
duty cycle” is bigger than that used in the model. Therefore,
Fig. 11. Output filter inductor current and average model current.
Fig. 12. Error between the converter and averaged model, when dead time is
not negligible.
as shown in Fig. 12, when the dead time is not negligible with
respect to the “on” control signal, the duty cycle error can be
appreciable using this model.
III. MULTIPHASE ACTIVE CLAMP BUCK CONVERTER
In Section I, (4) was derived to calculate the equalizing
resistor. This resistor ensures, in the worst case, that current
mismatch will not exceed the design limits. In Section II, the
converter output impedance was given by (15). Now, using
(4) and (15) together with the design conditions, the value
of Lr · fs can be calculated. For example, a three-stage buck
converter without an equalizing resistor and with design con-
ditions: d = 0.5, ∆d = 0.01, Rsum = 0.05 Ω, Vin = 30 V, and
∆VDIODE = 0.2 V would have a current unbalance of 5.33 A.
Using a 0.216 Ω equalizing resistor, the maximum current
variation would be 1 A. The switching frequency has probably
been selected before the equalizing resistor calculation so the
resonant inductance Lr can easily be calculated. Nevertheless,
to ensure the ZVS operation, the energy stored in Lr when
S2 is turned off must be greater than the energy required to
discharge Cr from (Vin + VC1) to 0. Considering that the output
filter current ripple could be neglected, the ZVS condition can
be expressed as (17). Here, the steady-state clamp capacitor
Fig. 13. S1 ZVS operation, Load = 5 A. Transistor drain-to-source voltage
is null before the transistor is turned on.













(1 − D) =
Zo_dc · Io · Vin
Vin − Vo − Zo_dc · Io
. (18)
For the same output impedance, a higher frequency means
a lower resonant inductor but increases the minimum load
value to ensure soft-switching transitions. In order to ensure
ZVS operation for low loads, an output impedance higher than
the obtained with (4) can be used. However, it must be taken
into account that very high output impedance can penalize the
converter global efficiency due to the processed extra energy
that is returned to the input source.
IV. EXPERIMENTAL RESULTS
To test the current sharing due to the high output im-
pedance, a three-phase ZVS active clamp buck converter was
implemented. The converter was designed with the following
parameters: Vin = 30 V, Vo = 13 V, Po = 3 × 100 W, fs =
100 kHz, d = 0.5, Lo = 20 µH, Lr = 1 µH, Cr = 2.2 nF,
Co = 390 µF, ESRCo = 0.068 Ω, and C1 = 10 µH. IRF540
and MBR1045 are used as switching devices and rectifier diode,
respectively. Resonant inductances were coil-craft SER2010
(1 µH) with measured values: Lr1 = 1.067 µH, Lr2 =
1.033 µH, and Lr3 = 1.068 µH. Every stage has small differ-
ences with respect to the others including different heat sinks,
layouts, and component tolerances. Differences among the res-
onant inductors will lead to differences of output impedance
and current distribution. Also, differences among the output
inductors will lead to differences in the current ripple. The
nominal output inductor is 20 µH, but due to tolerances, the
output inductor for each phase is as follows: Lo1 = 22.47 µH,
Lo2 = 25.97 µH, and Lo3 = 22.5 µH.
The dc output impedance (Table III), ZVS operation
(Fig. 13), and efficiency (Fig. 14) have been measured for each
stage.
Fig. 14. Prototype efficiency.
TABLE III
MEASURED AND CALCULATED OUTPUT IMPEDANCE
Fig. 15. Theoretical and measured current distribution for different loads.
The output impedance must also take into account the transis-
tor static drain to source on resistance, the diode forward slope
resistance, and the output filter inductor resistance. Table III
shows the expected and measured output impedance for each
phase.
From the measured output impedance, the current distribu-
tion between phases can be estimated. This has been defined as
the relative current sharing error (CSE) for a module and is the
current deviation from the expected one for each phase (19). As
shown in Fig. 15, the measured and calculated CSE for different





To test the interleaving behavior a “Digilab 2” development
board for the Spartan II was used to generate the phase shifted
driver signals, as shown in Fig. 16. The interleaved output
inductor currents can be seen in Fig. 17. Small differences
can be seen among currents due to tolerances in the resonant
Fig. 16. Interleaved active clamp buck converter prototype.
Fig. 17. Interleaved output inductor currents. Load = 15 A. 2 A/div.
inductors. Differences among the output inductors will give rise
to differences in the output filter current ripple. Nevertheless,
the current mismatch is small for a three nonidentical stage
converter.
Fig. 18 shows the current distribution for the three-phase
converter, where one phase has a mismatch in duty cycle. Now,
two phases, prototypes 1 and 3, have a duty cycle of 50%,
and the third one has a 51%. Due to the increment, when
the total output current is 18.6 A, from (4), the currents must
be I1 = 5.86 A, I3 = 5.86 A, and I2 = 6.86 A, as shown in
Fig. 18. Deviation in voltage diode ∆VD has not been included.
In Section II, the average model has been validated with
simulations. For phase 1, control-to-output transfer function
and the output impedance have been measured with the HP4395
network analyzer. As shown in Figs. 19 and 20, the model
predictions match well the measured results. The probe gain
and bandwidth together with power supply output impedance
are included in simulations and measurements.
V. CONCLUSION
The output impedance of the active clamp buck converter
has been modeled including the clamp capacitor effect. This
Fig. 18. Interleaved output inductor currents. Load = 18.6 A, 2 A/div.
Fig. 19. Simulated and measured control-to-output Bode diagram. Probe
gains are included.
Fig. 20. Simulated and measured output impedance Bode diagram. Probe
gains and power supply output impedance are included.
output impedance has been proposed and tested as a method to
equalize currents among k parallel stages. This method does not
require any current sensor or control loop and can be designed
to avoid current imbalances even in the presence of large duty
cycle mismatches. Experimental results have been obtained
with three different prototypes connected in parallel but current
sharing has not been affected. Anyway, differences among
the resonant inductors will take to differences among output
impedances and, therefore, to current distribution. However, it
is easier to pay attention only to this parameter instead of the
full converter.
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